INTRODUCTION
ECENTLY, voltage source multilevel inverters have received much attention of researchers and industries, because they are capable of handling high voltage with minimum voltage stress on switching devices, generate output voltage with minimum harmonic content, and generate low dv/dt and have a lower common mode voltage, which result in reduced stress on motor bearing in drive applications [1] [3] . The most common types of multilevel inverters are:
• Diode clamped multilevel inverter.
• Flying capacitors multilevel inverter.
• Cascaded multilevel inverter with isolated dc source.
Diode clamped multilevel inverter is the most accepted topology in industry for medium voltage applications such as medium voltage drive systems. However, they suffer from the problem of voltage imbalance of the dc link capacitors [2] [7] . The problem becomes more complex with increased number of levels. Cascaded multilevel inverters have been used intensively in applications where reactive power is dominant such static synchronous compensator and active power filter [7] [11] . However, they require complex transformers at their inputs in application involve real power exchange such as medium voltage drive system and dc transmission systems [3] .
As number of levels increases, flying capacitor multilevel inverters are required number of large capacitors and complex capacitors voltage balancing method and unable to operate in applications involve large amount of reactive power [3] .
Recently, modular multilevel inverter topology has been reported as an alternative to conventional multilevel inverters in medium and high voltage applications [12] , [13] . It is able to overcome most of difficulties of conventional multilevel inverter and provides new set of features such:
• Modular construction
• It is extendable to any number of levels and capacitors voltage balance is attainable.
• With increased number of levels, it generates high voltage with reduced voltage stress on switching device, and extremely low total harmonic distortion.
• As number of levels increases, interface transformer and output filter can be eliminated, resulting in significant reduction in cost.
• It has fault management capability and better fault ride through capability.
Since, there are similarities between the flying capacitor and modular multilevel inverters in their structures, operational principles and pulse width modulation techniques. In addition to, both inverters are depending on phase voltage redundancies to balance dc link capacitors rather than line to line redundancies as in case of diode clamped. Nonetheless, modular multilevel inverters perform better than flying capacitor inverter as number of levels increases. Therefore, detail comparisons between flying capacitor and modular multilevel inverter are investigated in this paper. Several operating conditions have been considered to demonstrate the abilities of both inverters in improving system reliability and their limitations. Computer simulation has been used to confirm the validity of the results.
II.
REVIEW OF FLYING CAPACITOR AND MODULAR MULTILEVEL INVERTER Fig. 1 shows one phase of three phase flying capacitor multilevel inverter. Voltage across each capacitor must be maintained at , therefore the maximum voltage stress on switching device will be limited to one capacitor voltage [14] [15] . The inverter in Fig. 1 , produces three level voltage between a and 0 as follow:
• For voltage level , switches S 1 and S 2 must be turned on.
• For voltage level 0, there are two possible switching combinations: a) Switches and must be turned on. b) Switches and ! must be turned on.
• For voltage level switches and ! must be turned on. Table 1 summarizes the effect of different switching states on capacitors voltages, in addition to the current paths. In flying capacitor multilevel inverter, the switching combinations or states that produce the same phase voltage level will be referred to as redundant switching states. 
unchanged Note: the current direction in Fig. 1 is assumed positive From table 1 and Fig. 1 , it can noticed that the voltage imbalance in three level flying capacitor inverter can be created only when the output phase, a, is connected to 0 voltage level. The switching state 1010 charges capacitor C 1 when "# and discharges capacitor C 1 when $#, while switching state 0101 discharges capacitor C 1 when "# and charges capacitor C 1 when i a <0. Therefore, the voltage balance of capacitor C 1 can be maintained if redundant switching states and phase current polarity are properly used.
With increased number of levels the complexity capacitor voltage balancing in flying capacitor is increasing significantly due to mutual effect created by some switching states. For example, in a five level inverter there are three groups of redundant switching states, the first group charge or discharge only one capacitor depending on load current direction; the second group affect two capacitors in each instant, they charge one of the capacitor and discharge the other depending of load current polarity. The third group of redundant switching states affect three capacitors in each instant, they charge two capacitors and discharge the remaining one capacitor or vice versa depending on load current polarity. As a result the flying capacitor multilevel inverters with more three level are unable to operate with zero power factor (or application involve large amount of reactive power such reactive power compensation devices). Fig. 1 For a three level inverter each capacitor in the circuit must be maintained at ½V dc ; in each instant four switches must be in ON state, two from the main switches and the remaining two from the auxiliary switches; the voltage stress on each switching devices is limited to one capacitor voltage. Assume the supply midpoint in Fig. 2 as the output voltage reference, the three level waveform between output phase a, and 0 can be synthesized as for follow:
• For voltage level V a0 =½V dc , turn on all the upper main switches (Sa1 and Sa2) and all lower auxiliary switches (S x3 and S x4 ).
• For voltage level V a0 =0, there are four different switching combinations: i) Turn on S a1 , S a3 , S x2 and S x4 . ii) Turn on S a2 , S a3 , S x1 and S x4 . iii) Turn on S a2 , S a4 , S x1 and S x3 . iv) Turn on S a1 , S a4 , S x2 and S x3 .
• For voltage level V a0 = ½V dc , turn on all upper auxiliary switches (S x1 and S x2 ) and all lower main switches (S a3 and S a4 ).
For an level modular inverter the voltage across each capacitor and switching device is limited to *+ % ,. The total number of capacitors required is -%-( % per phase) and the number of switches (IGBT plus free wheeling diode) is !+ % ), which is double compared to conventional multilevel inverter.
In a three level modular inverter the zero voltage level can be synthesized in four different ways 1010/0101, 0110/1001, 0101/1010 and 1001/0110. Consider the switching state (1010/0101) as an example and assume the current direction in Fig. 2 as positive, for >0 the upper capacitor C 2 charges and lower capacitor C 4 discharges; while upper capacitor C 2 discharges and lower capacitor C 4 charges for <0. Table 1 summarizes all switching states and their effect on individual capacitors voltage.
From Fig. 2 and table 2 , it can be concluded that for a three level modular inverter when phase a output is attached to zero voltage level the capacitors voltages behave as follows:
• During the positive half cycle of the load current ( "#), the upper capacitors are charging and lower capacitors discharging.
• During the negative half cycle of the load current ( $#), the upper capacitors are discharging and lower capacitors are charging. • Each capacitor cell is used only for half of the fundament period. In order to maintain voltage balance of each capacitor cell, the mean current drawn by each capacitor must be zero over one fundamental cycle. For an n level inverter, each capacitor will be used only for *+ % , of the fundamental period, therefore with increased number of levels, each capacitor will be used for a short period of time and as a result a significant reduction in capacitor size can be achieved.
• In a modular multilevel inverter, switching device utilization is independent of its location in the circuit and of the modulation.
Based these facts, the capacitor voltage balancing method for a three level inverter is developed and summarized as follows:
1 Sort the upper and lower capacitors according to their voltages and identify capacitors with maximum and minimum voltages using the following criteria: The capacitors voltage balancing method for a modular multilevel inverter with a large number of levels is similar to that of a three level modular inverter except that more sophisticated software overhead is needed to sort the capacitors according to their voltages in order to determine which switching state must be selected. With increased number of level the voltage balance of dc capacitors in modular inverter remain achievable with reduced complexity of the balancing method despite significant increase in number of redundant states compare to capacitor clamped inverter. The modular multilevel inverters perform better than conventional multilevel inverters because they combined the advantages of conventional multilevel inverters such as:
• Requires only one dc source and synthesizes intermediate voltage levels using dc link capacitors.
• Utilizes of phase redundancy to balance dc link capacitors regardless of number of levels, power factor and modulation index.
III. SIMULATION
In this paper, sinusoidal pulse width modulation (SPWM) with frequency of 2.1 kHz is used as the basic modulation method for both converters. The dc link voltage of 2kV and dc link capacitors each 2200KF is used with both converters. The performance of the three level and five level flying capacitor and modular multilevel inverters are evaluated under several scenarios to enable fair comparison. The main scenarios are:
1. Effect of load power factor on dc link capacitor voltage balance.
2. Effect of modulation on dc link capacitor voltage balance.
The effect of load power factor and modulation index on voltage balanced of the dc link capacitors of the three and five level flying capacitor and modular multilevel inverters are investigated. To achieve these objectives, first three level flying capacitor and modular converter are considered. The results in Fig. 3 and 4 are obtained with three level flying capacitor and modular inverters. The initial voltage of capacitor C 1 (Flying capacitor inverter) for the phase legs a, b and c are set to 900V, 950V and 1050V. In case of modular inverter, the initial voltages for the capacitors of the three phases are =950V, =1050V, =1050V and ! =950V. It can be seen that the dc link voltage balance of flying capacitor and modular inverter are attainable regardless of load power factor and modulation index. However, with unity power factor and unity modulation index the capacitor voltages took longer to reach their set points than any other cases. The results of capacitor voltages obtained with modular inverter show some ripple in capacitor voltage. This is because, each dc capacitor in the structure has the opportunity to be charge for one fourth of fundamental and discharge for the remaining one fourth of the period as explain in section II, B. Fig. 6 shows that the modular inverters with more than three level perform better than flying capacitor over full linear range of modulation indices and load power factors.
Since each capacitor in the modular multilevel converter circuit has the opportunity to be used for only 1 1 2 − , where 2 is fundamental period; half of this period will be used to charge the capacitor and the remaining half to discharge it, according to the load current direction. For the remaining period of 1 1 2 2 − − , the capacitor will remain unaffected as in the last state.
This feature allows capacitors voltages to vary over a limited range depending on the operating conditions and it will not allow capacitor voltage divergence under any circumstance unless the load current becomes unipolar. This situation is expected during the subtransient period when currents in some of the phases are riding over decaying dc offsets for the first few cycles following three phase faults, and then the capacitors voltage will start to recover when the dc offset is damped. This condition will not be discussed here because it is out of scope of this paper.
